

Docket No.: 1999P1681

#4  
10/007391  
JC986 U.S. PTO  
10/22/01

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : JÜRGEN NOLLES ET AL.

Filed : Concurrently herewith

Title : CIRCUIT INCLUDING A BUILT-IN SELF-TEST

INFORMATION DISCLOSURE STATEMENT

Hon. Commissioner of Patents and Trademarks,  
Washington, D.C. 20231

Sir:

In accordance with 37 C.F.R. 1.98 copies of the following patents and/or publications are submitted herewith:

U.S. Patent No. 5,872,793 (Attaway et al.), dated February 16, 1999;

U.S. Patent No. 5,416,783 (Broseghini et al.), dated May 16, 1995;

U.S. Patent No. 5,383,195 (Spence et al.), dated January 17, 1995 and

"Automated BIST for Sequential Logic Synthesis", Charles E. Stroud, IEEE Design & Test of Computers, 1988, pp. 22-32.

If no translation of pertinent portions of any foreign language patents or publications mentioned above is included with the aforementioned copies of those applications, patents and/or publications, it is because no existing translation is readily available to the applicant.

Respectfully submitted,



For Applicants

WERNER H. STEMER  
REG. NO. 34,956

Date: October 22, 2001

Lerner and Greenberg, P.A.  
Post Office Box 2480  
Hollywood, FL 33022-2480  
Tel: (954) 925-1100  
Fax: (954) 925-1101

/tk